Oh no, you're thinking, yet another cookie pop-up. Well, sorry, it's the law. We measure how many people read us, and ensure you see relevant ads, by storing cookies on your device. If you're cool with that, hit “Accept all Cookies”. For more info and to customize your settings, hit “Customize Settings”.

Review and manage your consent

Here's an overview of our use of cookies, similar technologies and how to manage them. You can also change your choices at any time, by hitting the “Your Consent Options” link on the site's footer.

Manage Cookie Preferences
  • These cookies are strictly necessary so that you can navigate the site as normal and use all features. Without these cookies we cannot provide you with the service that you expect.

  • These cookies are used to make advertising messages more relevant to you. They perform functions like preventing the same ad from continuously reappearing, ensuring that ads are properly displayed for advertisers, and in some cases selecting advertisements that are based on your interests.

  • These cookies collect information in aggregate form to help us understand how our websites are being used. They allow us to count visits and traffic sources so that we can measure and improve the performance of our sites. If people say no to these cookies, we do not know how many people have visited and we cannot monitor performance.

See also our Cookie policy and Privacy policy.

This article is more than 1 year old

Here's what an Intel Broadwell Xeon with a built-in FPGA looks like

Writing code is so 2013 – you wanna write some hardware instead

Pic At the OCP Summit last week in San Jose, California, Intel quickly mentioned it will later this year ship Xeon processors with built-in FPGAs.

Chipzilla will also release open-source software libraries allowing people to program these customizable gate arrays to take workloads off the CPUs and perform them in hardware. Intel has been mulling this hybrid design for a while, and conveniently bought FPGA biz Altera last year.

Our sister publication The Next Platform snapped a slide of the Xeon-FPGA mutant at the conference, and noted that the hybrid package will use Broadwell EP CPU cores and Altera Arria 10 GX FPGA designs. In the photo, we can count 15 CPU cores.

These arrays can be programmed to accelerate algorithms – from compression and encryption to AI and analytics – all in hardware using Intel's forthcoming libraries.

"The goal is to create [a] library collection so that users can, in theory anyway, take their FPGA and suddenly have an SSL encryption accelerator or a machine learning library accelerator — all on the fly and with the ability to tweak and tune," noted TNP coeditor Nicole Hemsoth.

This all comes as chip designers are packing more accelerators on their dies, for example, Oracle with its Sparc M7 SQL-query-crunching engines.

A larger picture, full context, and more detail on Intel's Xeon-FPGA plans are over here, on The Next Platform. ®

Similar topics

Similar topics

Similar topics

TIP US OFF

Send us news


Other stories you might like