The ‘substantial contributions’ Intel has promised to boost RISC-V adoption

With the benefit of maybe revitalizing the x86 giant’s foundry business


Analysis Here's something that would have seemed outlandish only a few years ago: to help fuel Intel's future growth, the x86 giant has vowed to do what it can to make the open-source RISC-V ISA worthy of widespread adoption.

In a presentation, an Intel representative shared some details of how the chipmaker plans to contribute to RISC-V as part of its bet that the instruction set architecture will fuel growth for its revitalized contract chip manufacturing business.

While Intel invested in RISC-V chip designer SiFive in 2018, the semiconductor titan's intentions with RISC-V evolved last year when it revealed that the contract manufacturing business key to its comeback, Intel Foundry Services, would be willing to make chips compatible with x86, Arm, and RISC-V ISAs. The chipmaker then announced in February it joined RISC-V International, the ISA's governing body, and launched a $1 billion innovation fund that will support chip designers, including those making RISC-V components.

How Intel plans to contribute to RISC-V

At RISC-V Week in Paris this month, Gary Martz, senior director of RISC-V ecosystem enablement for Intel Foundry Services, said Intel plans to make additional "substantial contributions" to the system-on-chip architecture and software stack for RISC-V as part of its RISC-V International membership.

"Our intention is that with these contributions along with the innovation fund, we'll help drive an ecosystem [that] will continue to fuel the growth of RISC-V and the adoption of RISC-V cores," he said at the event.

Martz added Intel "will help evaluate the current gaps and will contribute resources to drive closure where we can help," referring to the fact that RISC-V right now lacks many features found in the x86 and Arm ISAs that are important to gain traction in markets like PCs and servers.

On the SoC side, Martz said Intel will contribute in areas like boot security, firmware resilience, partitioning, isolation, virtualization, and performance monitoring. He said the company's contributions will also focus on fabrics infrastructure for multi-core chip architectures, standard internal buses for various bus types, and holistic debut solutions and interfaces.

A slide provided by Martz also mentioned Intel will look to optimize SoC architecture features for specific segments, like reliability, availability, and serviceability features in datacenters; functional safety features in vehicles; and power management features in mobile devices.

A slide showing some of the areas Intel plans to make hardware contributions for the RISC-V instruction set architecture.

A slide showing some of the areas Intel plans to make hardware contributions for RISC-V. Click to enlarge.

As for software, Martz said Intel will focus "on the core portions of the stack that have to be compatible across vendors." Another slide provided by Martz laid out various elements in the RISC-V software stack, ranging from compilers and optimizers to hypervisors and applications.

"RISC-V staff created this diagram and made a call for contributions. We're going to meet this call for contributions by participating, again, in hiring resources and applying those resources within this community to help close gaps," Martz said.

In making contributions, Martz said Intel wants to "minimize the fragmentation" in RISC-V, an important issue that could hurt the ISA's adoption if there is too much variance in features among various chips.

The way we see it: to succeed, the RISC-V ISA needs to be consistent and stable across platforms so that applications and software stacks can be widely deployed without having to work around chips' idiosyncrasies; installing and running Linux, say, on RV should be as simple as doing so on x86.

RISC-V International wants 'contributor culture'

Intel's planned contributions fall in line with the "contributor culture" RISC-V International hopes to cultivate, said the governing body's CTO Mark Himelstein in an earlier talk at RISC-V Week.

This means rather than relying on individuals who contribute to the ISA in their free time, RISC-V International hopes that companies will increasingly invest employee resources into RISC-V, much in the same way that many of them do now for Linux and other open-source software projects.

A slide showing the various special interest groups working on different aspects of the RISC-V instruction set architecture.

A slide showing some of the various special interest groups working on different aspects of RISC-V. Click to enlarge

RISC-V International already has dozens, if not hundreds, of corporate members, including Alibaba Cloud, Google, Western Digital, IBM, Nvidia, Samsung, and many more, though Himelstein indicated that the nonprofit needs more companies offering their employees' time.

"We want this to be done not by people that are paid by RISC-V International, but by people who are part of the community and are excited about doing it the same way they are about Linux or Hadoop or Apache and so on and so forth," he said.

This is important because RISC-V International faces a staggering amount of work in developing much-needed features that will give RISC-V a fighting chance in markets like servers and PCs.

Himelstein said RISC-V International's work on the ISA now encompasses more than 70 groups and committees who are focused on different software and hardware aspects of RISC-V that are in progress.

"We need your voices at the table. That's really, really important," he said.

A standards background likely a good thing for RISC-V

Given the need for standardization in RISC-V, Martz is an interesting person to lead Intel's ecosystem enablement efforts for the ISA.

That's because he said he has been involved in multiple standards initiatives at Intel: representing the company in the Wi-Fi Alliance, building a standards organization for consumer Internet-of-Things, and most recently leading a standards group for industrial IoT.

"I'm supposed to help identify friction in the market, do things to remove that friction, allow the market to rapidly expand, sockets proliferate, and then my buddies on the sales side go and compete for the sockets," he said during his RISC-V Week talk.

Martz said the goal of his RISC-V enablement job at Intel Foundry Services is a little different, though very much focused on standards.

"We want the sockets to proliferate, but then we want to build silicon for the ecosystem that's going to go compete to populate those sockets," he said.

Ultimately, Intel hopes to create new business opportunities for Intel Foundry Services, which will basically manufacture RISC-V chips for anyone who asks and can pay.

Given that RISC-V CEO International Calista Redmond recently told us she views companies like Intel as critical to the ISA's future success, it seems that Intel and RISC-V have entered into quite the symbiotic relationship. ®

Broader topics


Other stories you might like

  • One of the first RISC-V laptops may ship in September, has an NFT hook
    A notebook with an RV SoC is cool enough. Did we really need the Web3 jargon?

    It seems promoters of RISC-V weren't bluffing when they hinted a laptop using the open-source instruction set architecture would arrive this year.

    Pre-orders opened Friday for Roma, the "industry's first native RISC-V development laptop," which is being built in Shenzen, China, by two companies called DeepComputing and Xcalibyte. And by pre-order, they really mean: register your interest.

    No pricing is available right now, quantities are said to be limited, and information is sparse.

    Continue reading
  • Intel is running rings around AMD and Arm at the edge
    What will it take to loosen the x86 giant's edge stranglehold?

    Analysis Supermicro launched a wave of edge appliances using Intel's newly refreshed Xeon-D processors last week. The launch itself was nothing to write home about, but a thought occurred: with all the hype surrounding the outer reaches of computing that we call the edge, you'd think there would be more competition from chipmakers in this arena.

    So where are all the AMD and Arm-based edge appliances?

    A glance through the catalogs of the major OEMs – Dell, HPE, Lenovo, Inspur, Supermicro – returned plenty of results for AMD servers, but few, if any, validated for edge deployments. In fact, Supermicro was the only one of the five vendors that even offered an AMD-based edge appliance – which used an ageing Epyc processor. Hardly a great showing from AMD. Meanwhile, just one appliance from Inspur used an Arm-based chip from Nvidia.

    Continue reading
  • RISC-V International emits more open CPU specs
    First edicts of 2022 include firmware, hypervisor-level specifications

    Embedded World RISC-V International has grown its pile of royalty-free, open specifications, with additional documents covering firmware, hypervisors, and more.

    RISC-V – pronounced "risk five", and not to be confused with the other architecture of that name, RISC-5 – essentially sets out how a CPU core should work from a software point of view. Chip designers can implement these instruction set specifications in silicon, and there are a good number of big industry players backing it.

    The latest specs lay out four features that compatible processors should adhere to. Two of them, E-Trace and Zmmul, will be useful for organizations building RISC-V hardware and software, and the other two could prove important in future, aiding the development of OSes to run on RISC-V computers.

    Continue reading
  • Intel demos multi-wavelength laser array integrated on silicon wafer
    Next stop – on-chip optical interconnects?

    Intel is claiming a significant advancement in its photonics research with an eight-wavelength laser array that is integrated on a silicon wafer, marking another step on the road to on-chip optical interconnects.

    This development from Intel Labs will enable the production of an optical source with the required performance for future high-volume applications, the chip giant claimed. These include co-packaged optics, where the optical components are combined in the same chip package as other components such as network switch silicon, and optical interconnects between processors.

    According to Intel Labs, its demonstration laser array was built using the company's "300-millimetre silicon photonics manufacturing process," which is already used to make optical transceivers, paving the way for high-volume manufacturing in future. The eight-wavelength array uses distributed feedback (DFB) laser diodes, which apparently refers to the use of a periodically structured element or diffraction grating inside the laser to generate a single frequency output.

    Continue reading
  • Intel to sell Massachusetts R&D site, once home to its only New England fab
    End of another era as former DEC facility faces demolition

    As Intel gets ready to build fabs in Arizona and Ohio, the x86 giant is planning to offload a 149-acre historic research and development site in Massachusetts that was once home to the company's only chip manufacturing plant in New England.

    An Intel spokesperson confirmed on Wednesday to The Register it plans to sell the property. The company expects to transfer the site to a new owner, a real-estate developer, next summer, whereupon it'll be torn down completely.

    The site is located at 75 Reed Rd in Hudson, Massachusetts, between Boston and Worcester. It has been home to more than 800 R&D employees, according to Intel. The spokesperson told us the US giant will move its Hudson employees to a facility it's leasing in Harvard, Massachusetts, about 13 miles away.

    Continue reading
  • Intel demands $625m in interest from Europe on overturned antitrust fine
    Chip giant still salty

    Having successfully appealed Europe's €1.06bn ($1.2bn) antitrust fine, Intel now wants €593m ($623.5m) in interest charges.

    In January, after years of contesting the fine, the x86 chip giant finally overturned the penalty, and was told it didn't have to pay up after all. The US tech titan isn't stopping there, however, and now says it is effectively seeking damages for being screwed around by Brussels.

    According to official documents [PDF] published on Monday, Intel has gone to the EU General Court for “payment of compensation and consequential interest for the damage sustained because of the European Commissions refusal to pay Intel default interest."

    Continue reading
  • Intel’s CEO shouldn’t be surprised America can’t get CHIPS Act together
    Silicon supremo warns he could prioritize expansion in Europe if Congress doesn’t approve subsidies

    Comment How serious is Intel about delaying the build-out of its planned $20 billion mega-fab site in Ohio?

    It turns out very serious, as Intel CEO Pat Gelsinger made clear on Tuesday, less than a week after his x86 giant delayed the groundbreaking ceremony for the Ohio site to show its displeasure over Congress' inability to pass $52 billion in subsidies to fund American semiconductor manufacturing.

    In comments at the Aspen Ideas Festival yesterday, Gelsinger warned Intel would prioritize building factories in Europe over the US if Congress fails to act on the long-stalled chip subsidies bill.

    Continue reading

Biting the hand that feeds IT © 1998–2022